


| Product Summary | | |
|---------------------|--------------------|------------------------------|
| V _{DS} (V) | I _D (A) | R _{DS(ON)} (mΩ) Max |
| 30V | 5.5A | 33 @V _{GS} = 10V |
| | | 60 @V _{GS} = 4.5V |



FEATURES

- ◆ Super high density cell design for low R_{DS(ON)}.
- ◆ Rugged and reliable.
- ◆ TSSOP-8 package.
- ◆ Pb free.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

| Parameter | Symbol | Limit | Unit |
|--|-----------------------------------|------------|------|
| Drain-Source Voltage | V _{DS} | 30 | V |
| Gate-Source Voltage | V _{GS} | ±25 | V |
| Drain Current-Continuous @ T _J = 25°C | I _D | 5.5 | A |
| -Pulsed ^b | I _{DM} | 20 | A |
| Drain-Source Diode Forward Current ^a | I _S | 1.5 | A |
| Maximum Power Dissipation ^a | P _D | 1.5 | W |
| Operating Junction and Storage Temperature Range | T _J , T _{STG} | -55 to 150 | °C |

THERMAL CHARACTERISTICS

| | | | |
|--|------------------|----|------|
| Thermal Resistance, Junction-to-Ambient ^a | R _{θJA} | 82 | °C/W |
|--|------------------|----|------|

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, February 2008 (Rev 1.0)



South Sea Semiconductor

SSG4412

N-Channel Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

| Parameter | Symbol | Condition | Min | Typ ^c | Max | Unit |
|----------------------------------|----------------------------|--|-----|------------------|-----------|------------------|
| Drain-Source Breakdown Voltage | BV_{DSS} | $\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250 \mu\text{A}$ | 30 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $\text{V}_{\text{DS}}=24\text{V}, \text{V}_{\text{GS}}=0\text{V}$ | | | 1 | μA |
| Gate-Body Leakage | I_{GSS} | $\text{V}_{\text{GS}}=\pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$ | | | ± 100 | nA |
| Gate Threshold Voltage | $\text{V}_{\text{GS(th)}}$ | $\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250 \mu\text{A}$ | 1 | 1.7 | 2.5 | V |
| Drain-Source On-State Resistance | $\text{R}_{\text{DS(ON)}}$ | $\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=5\text{A}$ | | 28 | 33 | $\text{m}\Omega$ |
| | | $\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=4\text{A}$ | | 50 | 60 | |
| On-State Drain Current | $\text{I}_{\text{D(ON)}}$ | $\text{V}_{\text{DS}}=5\text{V}, \text{V}_{\text{GS}}=10\text{V}$ | 12 | | | A |
| Forward Transconductance | g_{FS} | $\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=5\text{A}$ | | 9 | | S |
| Input Capacitance | C_{iss} | $\text{V}_{\text{DS}}=15\text{V}$ | | 750 | | pF |
| Output Capacitance | C_{oss} | $\text{V}_{\text{GS}}=0\text{V}$ | | 120 | | |
| Reverse Transfer Capacitance | C_{rss} | $f=1.0\text{MHz}$ | | 80 | | |
| Turn-On Delay Time | $t_{\text{D(ON)}}$ | $\text{V}_{\text{DD}}=15\text{V},$ $\text{I}_D=1\text{A},$ $\text{V}_{\text{GS}}=10\text{V},$ $\text{R}_{\text{GEN}}=10\Omega,$ | | 16 | | ns |
| Rise Time | t_r | | | 7 | | |
| Turn-Off Delay Time | $t_{\text{D(OFF)}}$ | | | 22 | | |
| Fall Time | t_f | | | 10 | | |
| Total Gate Charge | Q_g | $\text{V}_{\text{DS}}=15\text{V}, \text{I}_D=1\text{A}, \text{V}_{\text{GS}}=10\text{V}$ | | 12 | | nC |
| | | $\text{V}_{\text{DS}}=15\text{V}, \text{I}_D=1\text{A}, \text{V}_{\text{GS}}=4.5\text{V}$ | | 6.5 | | |
| Gate-Source Charge | Q_{gs} | $\text{V}_{\text{DS}}=15\text{V},$ $\text{I}_D=1\text{A},$ $\text{V}_{\text{GS}}=10\text{V}$ | | 2.5 | | |
| Gate-Drain Charge | Q_{gd} | | | 2 | | |
| Diode Forward Voltage | V_{SD} | $\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=1.5\text{A}$ | | 0.7 | 1.2 | V |

Notes :

- a. Surface Mounted on FR4 Board, $t \leq 10$ sec.
- b. Pulse Test : Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
- c. Guaranteed by design, not subject to production testing.



South Sea Semiconductor

SSG4412




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, February 2008 (Rev 1.0)



South Sea Semiconductor

SSG4412




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area



South Sea Semiconductor

SSG4412




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, February 2008 (Rev 1.0)